Scalable NoC-based Programmable Cluster Architecture for future AI applications
ABG-127503 | Thesis topic | |
2024-12-10 | Public funding alone (i.e. government, region, European, international organization research grant) |
- Engineering sciences
- Electronics
- Computer science
Topic description
Context
Artificial Intelligence (AI) has emerged as a major field impacting various sectors, including healthcare, automotive, robotics, and more. Hardware architectures must now meet increasingly demanding requirements in terms of computational power, low latency, and flexibility. Network-on-Chip (NoC) technology is a key enabler in addressing these challenges, providing efficient and scalable interconnections within multiprocessor systems. However, despite its benefits, designing NoCs poses significant challenges, particularly in optimizing latency, energy consumption, and scalability.
Programmable cluster architectures hold great promise for AI as they enable resource adaptation to meet the specific needs of deep learning algorithms and other compute-intensive AI applications. By combining the modularity of clusters with the advantages of NoCs, it becomes possible to design systems capable of handling ever-increasing AI workloads while ensuring maximum energy efficiency and flexibility.
Summary of the Thesis Topic
This PhD project aims to design a scalable, programmable cluster architecture based on a Network-on-Chip tailored for future AI applications. The primary objective will be to design and optimize a NoC architecture capable of meeting the high demands of AI applications in terms of intensive computing and efficient data transfer between processing clusters.
The research will focus on the following key areas:
- NoC Architecture Design: Developing a scalable and programmable NoC to effectively connect various AI processing clusters.
- Performance and Energy Efficiency Optimization: Defining mechanisms to optimize system latency and energy consumption based on the nature of AI workloads.
- Cluster Flexibility and Programmability: Proposing a modular and programmable architecture that dynamically allocates resources based on the specific needs of each AI application.
- Experimental Evaluation: Implementing and testing prototypes of the proposed architecture to validate its performance on real-world use cases, such as image classification, object detection, and real-time data processing.
The outcomes of this research may contribute to the development of cutting-edge embedded systems and AI solutions optimized for the next generation of AI applications and algorithms.
The work performed during this thesis will be presented at international conferences and scientific journals. Certain results may be patented.
Starting date
Funding category
Funding further details
Presentation of host institution and host laboratory
About the CEA and LIST
This thesis will be hosted in the LECA Laboratory from CEA, in the DRT/LIST/DSCIN division.
The CEA (French Commission for Atomic and Renewable Energy) is a public research institute. It plays an important role in the research, development and innovation community. The CEA has four missions: security and defense, nuclear energy (fission and fusion), technology research for industry and fundamental research. With 16 000 employees, including technicians, engineers, researchers and support personnel, the CEA is involved in numerous research projects in collaboration with both academic and industrial partners.
In the section of the CEA focused on technology research for industry, the LIST institute is focused on intelligent digital systems. This institute has a culture of innovation and has as a mission to transfer these technologies to industrial partners. The DSCIN division specializes in complex digital and embedded systems for Artificial Intelligence (AI), High-Performance Computing (HPC) and Cyber security applications.
The focus of the LECA laboratory is the design of flexible on-chip architectures which provide high performance, energy efficiency and security. The emphasis is on secure embedded systems and AI accelerators (DNNs/CNNs). This lab is located in the Paris region (Palaiseau).
For the academic registration, the candidate will be affiliated with the Math-STIC Bretagne Oceane doctoral school of the Université Bretagne Sud university in Lorient.
Website :
Candidate's profile
Master's degree in computer science/electronics.
Good knowledge of neural networks and embedded programming.
Good analytical and experimental skills will be highly appreciated.
Vous avez déjà un compte ?
Nouvel utilisateur ?
Get ABG’s monthly newsletters including news, job offers, grants & fellowships and a selection of relevant events…
Discover our members
- ANRT
- Institut Sup'biotech de Paris
- Groupe AFNOR - Association française de normalisation
- Aérocentre, Pôle d'excellence régional
- TotalEnergies
- ADEME
- MabDesign
- MabDesign
- SUEZ
- PhDOOC
- Nokia Bell Labs France
- Ifremer
- CASDEN
- Généthon
- Tecknowmetrix
- ONERA - The French Aerospace Lab
- Institut de Radioprotection et de Sureté Nucléaire - IRSN - Siège
- Laboratoire National de Métrologie et d'Essais - LNE
- CESI